




Realization of real-time digital filter by using pdp-8/
l mini computer.
Nguyen Ngoc Trieu
Follow this and additional works at: http://preserve.lehigh.edu/etd
Part of the Electrical and Computer Engineering Commons
This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an
authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.
Recommended Citation
Trieu, Nguyen Ngoc, "Realization of real-time digital filter by using pdp-8/l mini computer." (1976). Theses and Dissertations. Paper
2033.
REALIZATION OF REAL-TIME DIGITAL 
FILTER BY USING PDP-8/L MINI COMPUTER 
by 
Nguyen Ngoc Trieu 
A Thesis 
Presented to the Graduate Committee 
of Lehigh University 
in Candidacy for the Degree of 





ProQuest Number: EP76306 
All rights reserved 
INFORMATION TO ALL USERS 
The quality of this reproduction is dependent upon the quality of the copy submitted. 
In the unlikely event that the author did not send a complete manuscript 
and there are missing pages, these will be noted. Also, if material had to be removed, 
a note will indicate the deletion. 
uest 
ProQuest EP76306 
Published by ProQuest LLC (2015). Copyright of the Dissertation is held by the Author. 
All rights reserved. 
This work is protected against unauthorized copying under Title 17, United States Code 
Microform Edition © ProQuest LLC. 
ProQuest LLC. 
789 East Eisenhower Parkway 
P.O. Box 1346 
Ann Arbor, Ml 48106-1346 
REALIZATION OF REAL-TIME DIGITAL 
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Nguyen Ngoc Trieu 
ABSTRACT 
In this thesis, a digital filter simulator is presented. 
It is realized by a PDP-8/L which performs the arithmetic calcu- 
lations during each sampling period.  An interface for PDP-8/L 
is connected to a communication channel through A/D and D/A 
converters.  It controls single cycle data breaks required to 
transfer data words into and out of the computer memory.  Finally, 
several illustrative examples are presented which demonstrate how 
to set-up and program the simulator. 
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INTRODUCTION 
A signal can be processed by a continuous time system or it 
can be sampled at instants equally spaced by a period of T seconds 
to form a sequence of samples, called a discrete time signal.  A 
discrete time system is used to process a discrete time signal. 
Discrete time processors are more commonly called digital filters. 
The implementation of digital filters falls into one of two cate- 
gories:  those which operate in real time, and those which simu- 
late analog signal processing on a general purpose digital com- 
puter.  For the first category special purpose hardware is used 
for the implementation, while for the latter a general purpose 
computer is used resulting in excessively long processing time. 
In this thesis, an approach is presented to realize a real 
time digital filter using a digital computer and an external 
interface. 
A digital filter is characterized by a number of shift 
registers and a set of feedback and feedforward coefficients A. 
1 
and B. respectively.  The operations are multiplication, addition 
and shifting.  Unfortunately, the PDP-8/L has a very limited in- 
struction set which imposes several limitations on the overall 
system response time, _i._e. , it directly affects the maximum 
sampling rate.  Throughout this thesis, special attention is paid 
to minimizing the effects of these limitations so that a sampling 
rate as large as possible can be attained. 
I.  BASIC CONSIDERATION 
1.  GENERAL 
In this thesis, a discrete time signal will be represented 
by an indexed sequence of numbers {X |n = ...-2,   -1, 0, 1, 2, ...}. 
This sequence could be obtained by sampling a continuous time 
signal at a rate related to the bandwidth of the original signal. 
The block diagram in Fig. 1.1 illustrates the interrelationships 
for a discrete time system between the input and output sequences. 
If we feed the network in Fig. I.2 an input sequence {x } = 
{0., 1., 1., 1., 1., ...} at time t  = nT where T is the sampling 
period for n = 0, 1, 2, . .., the system produces the output se- 
quence {y } = {0, 1., 1.5, 1.75, 1.875, 1.9375, 1.96875, ...}. 
A graph of the sequences {x } and {y } in Fig. 1.3 shows that 
when {x } is constant, {y } tends to be constant.  This discrete 
n '     J n 
network is analogous to a single pole RC lowpass filter. 
In Fig. 1.2 the block labelled D represents a unit delay, 
that is, D operating on y. produced y.  . 
To illustrate the relationship between the input and output, 
consider the system described in Fig. 1.2.  This system can be 
described by the difference equation 
y. = x. + .5y. Ji l     l-l 
or 
y. - .5y. , = x. Jl     l-l   l 
Representing the unit delay operator D as z  , and replacing each 
fc 
INPUT     ScQOEflCE 
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Fig. 1.1  Block diagram of a discrete time system 
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Fig. 1.2 Single pole digital low pass filter 
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Fig. 1.3 Input and response of the single pole digital 
low pass filter 
sequence by its transform Y(Z) and X(Z) respectively, yields the 
transformed relation 
Y(Z) - . 5Y(Z) Z"1 = X (Z) 
Y(Z) (1-.5Z-1) = X(Z) 
X
^  "  1-.5Z"1 
The transfer function of this discrete time system is 
Y(Z)  _    1  H(Z) 
X
^     1-aZ"1 
where a = 0.5. 
The discrete time system in Fig. 1.2 is a first order (there 
is one unit delay) lowpass digital filter. 
In general, the relationship between the input and the output 
sequences of a digital filter is defined by a higher order dif- 
ference equation of the form 
N M 
y  = 7  ay    + T  b.x  , J
n    ]^i  k-n-k ^^Q  k n-k 
where: 
{x } is the input sequence 
{y } is the output sequence 
{a,} (k = 1, . . . , N) are feedback coefficients 
{b,} (k = 0, ..., M) are feedforward coefficients 
Tliis more general form is shown in Fig. 1.4. This system can be 
represented by the Z transform of its transform function.  Refer 
to Fig. 1.4 for the definition of F (Z).  Then 
F(Z) = aiZ_1F(Z) + a2Z"2F(Z) + ... + anZ"NF (Z) + X(Z) 
F(Z)  =     X(Z)  
N
     v 
k=l k 
Observing that Y(Z) can be also written in terms of F(Z) 
so that 
Y(Z) = b F(Z) + bxZ 1F(Z) + ... + b  Z NF(Z) 
N     , 
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Y(Z)  _ k=0 K 
xcz)      N 
1 - Y  a, Z 
kii k 
H(Z) 
This equation is perfectly general and can be used to describe 





























2.  TIME LIMIT IMPOSED BY THE COMPUTATIONS. 
To run the filter in real time requires that all computations 
must be performed within one sample period T.  The major problem 
limiting the sample rate is that the PDP-8/L does not have a 
hardware multiplier unit.  The multiplication has to be performed 
by a subroutine.  Because the execution of each instruction is 
from 1.6 ps to 4.8 \is,  the time to process one data word through 
the filter may exceed the sampling period T even for small sampling 
rates. 
In this thesis, we show how to minimize the time required for 
the computations by writing a program which will produce a secon- 
dary program, called the simulator of the digital filter.  The 
simulator is optimized as a function of the feedforward and 
feedback coefficients to minimize the time required to perform 
the computations, thereby maximizing the sampling rate. 
3.  CHARACTERISTIC OF THE MULTIPLICATION 
The essential operations performed by a digital filter are 
multiplication and addition, and shifting. 
The multiplication operation limits the sampling rate and is 
the most difficult to speed up.  After each multiplication R. x A. 
and R. x B. where R. represents the data item stored in the ith 
11       1  r 
register, the data word R. changes, while the coefficients A.,B. 
l 11 
never change.  They depend on the characteristics of the filter 
on 1 y. 
The following is an example of a typical multiplication that 
could be performed. 
0.1 0 1 1 = .6875 : data word 
1.0 1 0 0  = 1.25 : coefficient word 
PPr 1 0 0 0 0 0 
PPr 2 0 0 0 0 0 
PPr 3 0 1 0 1 1 
PPr 4 0 0 0 0 0 
PPr 5 0 1 0 1 1 
0.11011100     =     0.859375   :   product 
First of all, notice that the partial product (PPr) PPr 1 and 
PPr 2, corresponding to the two least significant bits o, does 
not contribute anything to the resulting product.  Secondly, the 
presence of a non-zero bit in position j of the coefficient is 
equivalent to a shift of the data j places to the left followed 
by an addition to the previous partial products.  This can be 
implemented by shifting the partial product to the right for each 
digit in the coefficient and adding the data word to the sum of 
partial products.  This addition should only take place for 
non-zero digits of the coefficient. 
The purpose of the primary program (the primary program pro- 
duces the actual simulator program) is to produce a simulator 
program which is optimized in the sense that all the multipli- 
cations take place as fast as possible.  Therefore, the actual 
simulator program depends upon the binary representation of the 
set of feedback and feedforward coefficients. 
As a result, the speed of operation of the simulator will 
depend heavily upon the number of zero bits in the set of co- 
efficient.  The more zero bits, the faster each multiplication 
will take place, hence increasing the sampling rate as large 
as possible. 
Each multiplication is completed by the simulator by adding 
the data word first, then rotating the SUM right once.  So, in- 
stead of having a partial product we get a partial sum.  The par- 
tial sum is rotated RIGHT only when the bit 0 is found occurring 
after bit 1 in each coefficient.  The advantage of the right 
rotation of the partial sum is that after the final summation 
the product has been correctly sealed to 12 bits. 
The multiplication of m bits x m bits yields a product of 
2m bits.  The fixed word length being used, i.e_. ,   12 bits, 
10 
requires the truncation or rounding off of the product to m bits. 
In truncation, the m most significant bits are retained.  Round- 
ing-off requires the status of bit m+1 to be checked.  If it is 
a 1, the least significant, bit m, is increased by 1. 
Throughout the simulator rounding-off will be used following 
each multiplication. 
11 
II.  PROGRAM IMPLEMENTATION 
The complete program consists of 3 parts.  The first part 
formats the filter parameters received from the teletype including 
the set of feedback and feedforward coefficients.  The coefficients 
are converted to binary and stored for use by the primary program 
during the construction of the simulator program.  The second 
part of the program produces the actual simulator program based 
upon the set of coefficients to minimize the overall execution 
time of the simulator and, finally, the third part of the program 
is the actual simulator. 
Locations 200o to 41770 belong to the primary program, and 
o o 
those from 420CL belong to the simulator.  After the simulator 
o 
has been constructed by the primary program, locations 200_ to 
41770 can be used to store data words, which are transferred into 
o 
or out of the memory under the control of the interface device. 
12 
1.  PROGRAM OPERATION 
When the program is started at SA = 200, the primary 
program controls the teletype to type out the following messages: 
(a) NUMBER OF REGISTER = 
(b) NUMBER OF COEFFICIENT BI = . 
(c) NUMBER OF COEFFICIENT AI = 
(d) NUMBER OF INTEGER BINARY DIGIT = 
(e) NUMBER OF SAMPLE = 
At the end of message (a) and (c), enter the number of 
registers in the filter. 
At the end of message (b), the number of registers plus 
one is entered. 
At the end of message (d), enter the format for the 
coefficients. 
At the end of message (e), the number 1 is entered if 
the filter is expected to operate in the real time mode.  Other- 
wise the expected number of data words in each block is entered. 
This mode permits a block of data to be read into the computer 
before any processing of the data takes place. 
At the completion of each message, the primary program 
calls subroutine NBR to receive the number entered at the tele- 
type.  The subroutine NBR calls the subroutine COEFIN to receive 
each digit of the decimal number and stores them successively in 
ASCII form.  Then, subroutine CONVER is called to convert these 
13 
A 5 -.-4.335 
t       * 
\o 
SIGN    
INTEGER   PART 
FRACTION] PART 
535    --  .OlO loi o\o   | o o 
-f  * 
»1E6. 
-1.335 r   ||0   IO 1    OlO   II  O 





STORE THE coeerici- 
tNT 
/\s . no   \o\ oio no 
Fig.   II.1    Construction of the Coefficient 
14 
stored digits into binary form.  It multiplies each digit by the 
appropriate power of ten, and it adds them together to get the 
proper representation in binary form and stores the number in a 
specified location. 
Next the symbol for each coefficient, "B. = " is typed out. 
Subroutine COEFIN is called to receive the coefficient as it is 
entered in ASCII form.  Subroutine CONVER converts each digit 
of the coefficient to the binary form.  Subroutine STOCOE (Fig. 
II.3) controls the multiplication of each decimal digit by the 
proper power of 10, and stores the coefficient in the binary 
fixed format as shown in Fig. 1.1. 
After the processing of each coefficient is completed, 
the program returns and types "B.   = ", continuing the same 
process until B is entered.  The coefficients A.'s are repeated 
following the B.'s until A., is entered. b 1 1 
When all the coefficients have been entered and converted 
to binary, the program begins to construct the simulator based 
upon the form of the coefficients.  Fig. II.2 illustrates how 
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2.  SIMULATOR REALIZATION 
2.1  General. 
It would be better if the simulator performed operations 
such as:. R. x B. , R. x A. ; R. . x B. . , R. . x A. •,   ... instead 
1    x'     1    1 '  1-1    l-l   l-l    l-l 
of R. x B., Ri_1 x B._i; ... ; RQ x BQ; R. x A., R._x x A.^, 
... R x A .  Performing the operations after first interleaving 
the coefficients increases the speed of the computations because 
the addressing of the contents of the registers is more efficient. 
Hence, the coefficients B. and A. are interleaved, i.e. B , A , 
I     l ' n  n 
Bn-i' Vr ••• ' Bl5 W 
When multiplying two numbers, there are four possibilities 
(1) Coefficient > 0 and data word > 0 
(2) Coefficient > 0 and data word < 0 
(3) Coefficient cO and data word > 0 
(4) Coefficient CO and data word <0 
During the production of the simulator, the sign of each 
coefficient is noted and stored.  If it is negative, the sign of 
the result A. x R. or B. x R. is changed.  Therefore, the primary 
program is required to produce only two types of multiplying 
routines: one for a positive data word, the other for a negative 
data word. 
Hence, before each multiplication is performed by the 
simulator, a check of the sign of data word (the value stored in 
each register) must be made. Moreover, at the end of each set of 
25 
B >0 (or A >0) B <0 (or A <0) 
n       n n       n 
R >0 R >0 
n n 
BIT ZERO, write 
nothing 
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TAD R    BIT ONE 
RA R 
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DCA BRSM 
R <0 R <0 
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TAD BRSM DCA BRSM   at the end) 
DCA BRSM 
Fig. 11.10  Sign of the product of the multiplication 
26 
multiplying instructions, the primary program checks the sign of 
product B. x R. or A. x R..  If it is less than zero, the instruc- r
       1   1    1   1 
tion CIA must be inserted.  Otherwise CIA does not appear at the 
end of the multiplication routine. 
2.2 Simulator Production. 
The following is a step by step description of the 
assembly language code produced by the primary program. 
The primary program produces the simulator by copying 
instructions from a list indexed by the contents of location 
17D to location indexed by the contents of location 120. o o 
Location 1 is used to store the address of the delay unit 
(register) and location 15s (indexed register 15) is used to 
auto index the delay register R. (delay unit). 
The primary program begins by producing the assembly 
language code 
TAD RREF    (RREF = location 1) 
DCA X15    (X15  = location 15) 
The four instructions which are used to test for a nega- 
tive value of the register R. are 
TAD I XI5 
CLL RAL 
SZL 
JMP  I RN. 
l 
27 
Location RN. in page 0 stores the location of the multi- 
plying routine for negative data words, i_.e_.   R- <0. 
Each coefficient B. and A. is checked.  If the coefficient 
1     1 
is less than zero, a flag is set and it is changed to the positive 
number. 
For the case where R.<0, the three following instructions 
placed in the beginning of the multiplication routine indexed by 




Instruction DCA R (R is location 4) is inserted in order 
to update the value of R for each multiplication.  If the co- 
efficient B. is zero, provided i ^ 0, the primary program does 
nothing and goes onto the next coefficient A.. 
If the coefficient is not zero, the primary program checks 
each bit of the coefficient starting with the least significant 
bit.  Until the first non-zero bit occurs the primary program 
produces no code for the multiplication routine of the simulator. 




in locations indexed by the contents of location 12. 
28 
Following the first non-zero bit, each succeeding zero 
bit causes 
CLL RAR 
to be generated. 
To round-off the product following the multiplication of 




After all code for the multiplication B. x R. has been r
 11 
generated, the flag is checked; if it is set, the instruction 
CIA 
is placed at the end of the multiplication routine.  The 
instruction 
DCA BRSM 
is stored next provided B. = BXT and B. ^ B_ (N is the order of r
        1   N     1   0 




The coefficients A. are processed in the same manner as 
the B. coefficients. 
I 







DAC I X14 
Because the D/A converter uses OFFSET BINARY code, it is 
necessary to change the value of the output from TWO'S COMPLEMENT 
to OFFSET BINARY before it is OUTPUTTED.  The OUTPUT value is 
stored in the location in index register 14. 
Each multiplying routine is terminated by the instruction 
JMP I B . . 
n-1 
The program returns to produce the routine for the next coefficient. 
Following the last coefficient, the routine is terminated 
by 
JMP I SHIFT 
and the primary program produces the set of instructions 




TAD R  _ 
n-2 





which perform the act of shifting the register.  Finally, the 
simulator is ended by 
ISZ I INFLL 
JMP I ENTER 
JMP I WAIT 
As soon as each input data word has been processed by the 
simulator, the location storing the input data word is reset to 
zero.  In order to distinguish between the data word "0" and the 
zero contents of a memory location, the BINARY OFFSET code is used 
for the A/D converter.  At the input, the simulator must test to 
determine when a new data word has been transferred from the A/D 
converter.  The following set of instructions is placed before 
the Bn multiplying routine indexed by location 12„ 
ISZ INPR 







DCA I INPR 
JMP I BO 
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When the simulator is complete, the primary program types out 
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III.  PERIPHERAL DEVICE 
1.  General 
There are 3 methods to transfer data between a peripher- 
al device and the PDP-8/L computer: Program transfer, program 
interrupt and data break. 
Data break is by far the fastest method to directly 
exchange large quantities of information between the I/O device 
and the core memory.  The device accesses memory directly and 
the information does not have to go through the accumulator. 
There are two types of data breaks: Single Cycle and 
Three Cycle.  In a single cycle data break transfer, the device 
takes one computer cycle, called a break cycle, to insert or to 
extract one data word to or from the core memory.  In a three 
cycle data break transfer, three computer cycles are used to in- 
sert or to extract one data word to or from the core memory. 
Single Cycle data break is the faster (only one memory cycle, 
1.6 ys) technique to exchange a data word.  It requires a more 
complicated interface design because the word count and address 
registers must be contained in the interface.  In the Three 
Cycle (4.8 ys) the computer provides two core locations for the 
word counter and the address counter.  Hence, the three data 













Fig. III.l  Interface organization diagram. 
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2.  INTERFACE DEVICE 
The device designed in this project controlled SINGLE 
CYCLE data breaks to transfer data words into and out of the 
computer memory, and also to control the display of the output 
signal on a storage scope.  The organization of the device is 
shown in Fig. III.1. 
The interface device was designed to run in two modes. 
The first is the real time mode or the single data word transfer 
mode in which each sample of the signal is transferred into the 
computer memory, processed through the simulator and transferred 
out of the memory during one sampling period,  the other is the 
block mode or the multiple data-word transfer mode in which a 
number of sampled signals are transferred into the memory.  Be- 
tween two transferred data words, the computer processes the 
transferred signals.  When the block has been transferred in, 
the device switches to transfer the same number of the processed 
data words out of the memory.  This mode would be useful for 
FFT processing, for example. 
The interfacing device consists of 3 units as shown in 
Fig. III.l: 
- Data Break Control Unit 
- I/O Conversion Unit 
- Output Display Unit 
A more detailed block diagram of each unit is given in Fig. III.2, 
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3.  REAL TIME MODE OPERATION 
In this mode the MULT./SINGLE switch should be in the 
SINGLE position. 
3.1  Break Control Unit. 
This unit consists of 2 main parts, the word count 
and data address registers. 
3.1.1  Word Count and Data Address Registers.  The 
initializing pulse coming from the INITIALIZE switch (switch 
down, then up) resets the Direction Status (DS) to 1 for in- 
transfer and loads the registers with the initial values, the 
Word Counter Register with the number -1 (7777 in octal) and the 
Address Registers with the specified input address (Fig. III.3). 
Moreover, the X-Display Control Counter Registers 
is initialized with the desired number of samples to be dis- 
played (Fig. III.2 and Fig. III.7). 
During the Break Cycle, the Computer sends out the 
B-BREAK SIGNAL which is used as the COUNT-UP (CU) signal for 
the Word Counter and the Address Register. 
Because the number -1 (7777) is stored in the Word 
Count Register, a Word Count Overflow (WCO) pulse follows each 
CU pulse. The WCO is used to change the DS from 1 to 0 for an 
out-transfer and to request the out-transfer. 
Moreover, the WCO signal is used to load the number 
-1 into the Word Counter Register and to load the specified out- 
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put address into the Address Register (Fig. 111.3).  At the 
completion of one transfer in, one data word is transferred out 
of the core memory.  After each out transfer, the device switches 
to in transfer and waits for the End of Conversion Pulse (EOCP) 
originating in the A/D converter to request a data break and to 
transfer a data word into the core memory. 
The device continues transferring one data word in and 
out of the computer memory under the control of the Direction 
and Request portions of the interface (Fig. III.3 and Fig. III.4). 
3.1.2 Direction and Request. 
As shown in Fig. III.3 and Fig. III.4, the MULT./ 
SINGLE switch connects the SINGLE SAMPLE OUT PULSE (SSOP) to 
the OUT PULSE (OP) terminal.  When the initializing pulse occurs, 
it resets the DS to 1 (in transfer).  Then following the first 
End of Conversion signal from the A/D converter, called End 
of Conversion Pulse (EOCP), the Transfer Direction (TD) flip- 
flop is set to 1 (Fig. III.4).  The real-time input transfer 
timing diagram, Fig. III.5, shows the relationships between DS, 
EOCP and the transfer of one data word into the computer memory. 
Following the first transfer, the Word Counter overflows 
and WCO resets DS from 1 to 0.  The WCO produces the SINGLE 
SAMPLE OUT PULSE (SSOP) about 150 ns after the completion of 
the break cycle. 
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0 on the DS line, switches the TD line to 0 for the output 
transfer.  Simultaneously, the REQUEST flipflop is set.  Then, 
the BREAK REQUEST flipflop sets, and a data word is transferred 
out (Fig. III.6). 
Returning to the real time input transfer timing diagram, 
Fig. III.5, the BTS1 pulse from the computer between TP4 and TP1, 
sets the BREAK REQUEST to 0 to request a data break.  The 
ADDRESS ACCEPTED signal from the computer clears this flipflop 
and the request flipflop (Fig. III.3). 
The WCO pulse changes DS from 1 to 0.  About 150 ns 
later, the delayed WCO, called SINGLE SAMPLE OUT PULSE (SSOP) , 
changes TD from 1 to 0 and simultaneously sets the REQUEST flip- 
flop to 1.  The BTS1 sets the BREAK REQUEST flipflop to 0.  One 
data word is being transferred out of the memory.  In addition, 
the WCO pulse sets the DS back to 1, loads -1 into the Word 
Count Register and the IN ADDRESS into the Address Register.  The 
interface is reconfigured for an INPUT transfer. 
Fig. III.6, the output transfer timing diagram starting 
at TP2, is the continuation of Fig. III.5 ending at TP2.  In 
this mode, the pulse coming from the external pulse generator 
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Fig. Ill STROBE IN and STROBE OUT 
diagram 
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3.2 I/O Conversion Unit 
The external pulse from the pulse generator starts 
the A/D converter (Fig. III.7).  The End of Conversion (EOC) 
signal is released when the conversion is completed.  The STROBE 
IN pulse, produced by BTS1 and TD (which is 1), and the B-Break 
Signal, strobes the data word into the input buffer from TP4 
to TP1, starting at the beginning of the break cycle.  This data 
word is transferred into the MB (Memory Buffer Register) during 
TP2, and is written into the core memory during the later por- 
tions of the break cycle (Fig. III.5 and Fig. III.8). 
From Fig. III.6, the STROBE OUT pulse from TP2 to TP3 
of the break cycle strobes the processed data word into the 
output buffer of the interface during TP2.  It takes approxi- 
mately 10 ys to convert this processed data word into the analog 
signal in the Y-D/A converter. 
The STROBE IN and STROBE OUT pulses are produced during 
the break cycle only.  The STROBE IN is produced from TP4 to TP1 
of the transfer and the STROBE OUT is produced from TP2 to TP3 
of the out transfer. 
3.3 Output Display Unit 
The Output Display Unit of the interface consists of 
a counter and a D/A converter (Fig. III.7). It can be used to 
drive a storage scope. 
When the initializing pulse occurs, it loads the counter 
with the two's complements of the number of samples to be 
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displayed.  The most significant bit should be 1.  An X-D/A 
converter converts the digital number to analog signal.  It is 
connected to X-input of the scope. 
The STROBE OUT pulse, coming from I/O unit, is delayed 
longer than 10 ys so that the Y-D/A converter stabilizes.  This 
delayed pulse strobes the spot on the screen (Z-axis), called 
Z-pulse. 
The output of the Y-D/A converter is connected to the 
Y-input of the scope.  When the X and Y converters are ready, 
the Z pulse strobes the point determined by X and Y coordinates. 
Simultaneously, it increases the X display counter by 1. 
When the counter overflows the most significant bit 
is 0.  This disables the counter until the INITIALIZE pulse 
resets the counter and the MSB is reset to 1.  Then, the counter 
is enabled to count again. 
The scaling switch in the interface facilitates the 
observation of the displayed signal on the screen of the storage 
scope.  When it is at the COMPLETE position, the delayed STROBE 
OUT pulse increases the least significant bit, bit 11, of the 
X-counter. The total number of samples is displayed. If the 
samples are too close to one another the switch can be turned to 
the SPREAD position.  In this position the delayed STROBE OUT 
pulse increases bit 7 of the counter. Hence, the space between 
any two displayed samples is spread by a factor of 32.  This 
switch does not appear in Fig. III.7. It can be found in Fig. A.6. 
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4.  MULTIPLE DATA WORD TRANSFER MODE 
The multiple data word transfer mode is used to transfer 
a block of data into or out of the computer.  Because no processing 
is performed during the transfer of the data into the computer, 
a higher sampling rate can be achieved than in the real-time 
mode.  In the block transfer mode, the interface could be used 
to sample a signal so that a Fast Fourier Transform could be 
performed. 
The DATA BREAK CONTROL UNIT works in the same manner 
as in the real-time mode except that the MULT./SINGLE switch 
is set at the MULTIPLE position.  It loads the word count regis- 
ter with the two's complement of the number of samples and con- 
nects the OUTPULSE terminal to the pulse generator (Fig- III.4). 
The WCO pulse from the last in transfer switches the DS 
from 1 to 0 for the out transfer.  Then, the pulse generator 
controls the transfer of the block of data out, and displays it 
on the screen of the storage scope. 
There is no difference in the I/O CONVERSION UNIT and 
OUTPUT DISPLAY UNIT. 
The timing diagram of this mode is presented in Fig. III.9 
and Fig. III.10 for the input transfer under the control of the 
END OF CONVERSION PULSE (EOCP).  The OUT PULSE from pulse 
generator, substituting for the SINGLE SAMPLE OUT PULSE, controls 
the output transfer which is described in Fig. III.11 and 
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IV  ILLUSTRATIONS 
In this section, the behavior of the primary program and the 
secondary program (the simulator) is illustrated with the aid of 
two examples. 
The primary program can produce a simulator for a low pass, 
high pass, band pass or band stop filter in direct form II, 
N 
I    b.Z1 
.    1 
H(Z)  = —  . 
1 - [ a.Z1 u
    1 
for N<_5.  This limitation is imposed because of limited memory and 
the desire not to overly restrict the maximum sampling rate. 
1.  EXAMPLE 1 
Consider a 4 poles low pass filter 
..„.  0. 051+0. 204Z~1 + 0.306Z~2+0.204Z_3+0.051Z~4 H(Z)= — -^ -^ ~-  
1-C1.968Z  -1.736Z  +0.724Z  -0.120Z  ) 
which has a cut off frequency Fc = 125Hz and a gain factor less than 
7% at 250 Hz.  The sampling period is T = 0.001 sec. 
The primary program begins at location 200o and when it 
o 
starts, the teletype (TTY) types a message saying: 
NUMBER OF REGISTER: 
For this example, we have a fourth order filter.  We strike the 
key 4.  To end the order we strike the RETURN key.  The carriage 
returns and the TTY types: 
NUMBER OF COEFFICIENT BI: 
There are at most 5 non-zero coefficients bn, b., b„,  b , b. 
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in the fourth order filter.  The key 5 is struck, followed by the 
RETURN key.  The carriage returns and the TTY types: 
NUMBER OF COEFFICIENT AI: 
The key 4 is struck since there are 4 coefficients a  a  a , a.. 
Then the RETURN key is struck.  The message: 
NUMBER OF INTEGER BINARY DIGIT: 
is required to properly select the best format for storing the 
coefficients of the filter. 
Since there are twelve bits in PDP8/L, and the coefficients 
are stored one per word, it is necessary to specify the largest 
coefficient so that the bits can be used with maximal efficiency. 
In the two's complement format, bit 0 is reserved for the sign. 
If the coefficients are less than 2.0,n, two binary digits are re- 
quired for the integer part of the number.  The rest is for the 
fractional part.  If we need two digits, we enter 3 
o A Si i 4- 5 6 7 8 6 \o II 
Si&M F> 
INTEd-tR 
6»N/\ Ry    pel NT . 
Mft^ T/SSA   .  
Fig. IV.1  Fixed format of coefficient. 
After the RETURN key is struck, the TTY types: 
NUMBER OF SAMPLE: 
For the simulator to run in the real-time mode, enter 1, otherwise 
the expected number of samples per block.  Following this pre- 
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liminary information, the coefficient BI(1=4,3,2,1,0) and AI(I= 
4,3,2,1), as shown in Fig. IV.2, are entered.  When the last co- 
efficient has been entered, namely Al, the primary program stores 
the code for the simulator at location 4304o.  The starting address 
o 
of the simulator is 4106  (named WAIT2).  These locations are defined 
o 
at the end of the primary program.  When the computer finishes gene- 
rating the simulator, it types: 
THE FILTER IS READY 
The binary format of the coefficients is presented in Fig. IV.3. 
Fig. IV.3(a) shows the order of the coefficients that have been 
entered.  These coefficients are stored beginning at address 5701o. 
o 
Fig. IV.3(b) show the interleaved order of coefficients. 
The program halts following the generation of the simulator 
to permit the operator to initialize the interface and the display. 
The CONTINUE switch is depressed following this initialization 
causing the simulator program to begin.  The processing of the INPUT 
data begins and the initial OUTPUT values are displayed on the 
storage scope. 
The input routine of the simulator starts at location 5300„. 
The simulator begins by waiting for input data from the interface. 
In the waiting loop, the location (20CL) used to store the INPUT 
sample is tested periodically for non-zero.  When it is not zero, 
the simulator exits from the waiting loop and processes that sample. 
Location 200„ is cleared so that a new INPUT sample can be differen- 
tiated from the past sample. 
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To differentiate a sample whose value is zero from binary zero, 
the offset binary code is used to code each input sample.  The 
essential difference is that: 
TWO's complement zero: 000 000 000 000 
Off-set binary zero  : 100 000 000 000 
The output of the simulator is stored in location 5347 in the 
o 
table SL.1. 
Fig. IV.5 and Fig. IV.6 illustrate the processing of two si- 
nusoidal signals at frequencies 5DHz and 125 Hz respectively, by 
the low pass filter described in Example 1.  For a sampling period 
of .001 sec, the 50 Hz signal is displayed with 20 samples/period 
while the 125 Hz signal is displayed with 8 samples/period. 
2 
Fig. IV.7 illustrates jHC*D|  plotted using Fortran IV to 
calculate the filter coefficients and to plot the squared amplitude 
vs. frequency.  (See Appendix B for coefficient calculation.) 
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NUMBER OF REGISTER : 4 
NUMEER CF COEFFICIENT BI : 
NUMBER OF COEFFICIENT AI i 
NUMMBER OF INTEGER El NARY 







E0 = 0.05 1 
A4 =-0.120 
A3 =0.724 
A2 = - 1 .736 
Al = 1 .968 
FILTER IS RFADY 
Fig.   IV.2       Example of the  low pass   filter 
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LOCATION CONTENT 




10 11110 0 0 10 1 
101 1 1 100 01 10 




00001001 1 100 E2 
000001 101000 E1 
000002211010 E0 
11111120 2 011 A 4 
200121 1 10012 A3 
112010201022 A2 




















1110 0 0 1 
(b) 
0 0 2 2 0 0 0110 10 E 4 
111111000011 A4 
020001101000 E3 




001 1 1 1 1 10000 A 1 
0 0000 0011010 E0 
Fig.   IV.3       (a)     Coefficients  are  stored  as  ordered 
(b)     Coefficients   are  interleaved 
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LOCATION  CONTENT  *NT?-10NIC 
4301 73 00 CLA CLL 
4302 3 0 24 DCA ER3M 
4303 3023 DCA ARSK 
4304 1031 TAD RRFF 
4305 3015 DCA XI 5 
4 3 06 1415 TAD I XI 5 
4 3 07 7104 CLL RAL 
431 0 7430 S£L 
431 1 5 45 5 JKP I RN4 
4312 3004 DCA p 
4313 7100 CLL. 
4314 1 004 TAD R 
4315 7010 RAR 
43 1 6 7110 CLL RAR 
43 17 7100 CLL 
4320 10 04 TAD R 
4321 7010 RAR 
4322 7100 CLL 
4323 1 004 TAD R 
4324 701 0 RAR 
4325 7110 CLL RAR 
4326 7110 CLL RAR 
4327 7110 CLL RAR 
4330 7110 CLL RAR 
4331 7110 CLL RAR 
4332 7430 SZL 
4333 7001 IAC 
4334 3024 DCA ERSK 
4335 71 00 CLL 
433 6 1004 TAD R 
43 3 7 7010 RAR 
4340 7110 CLL RAR 
4341 7100 CLL 
4342 1 004 TAD R 
4343 7010 RAR 
4344 7100 CLL 
4345 1004 TAD R 
4346 7010 RAR 
4347 7100 CLL 
4350 1004 TAD R 
4351 701 0 RAR 
4352 7100 CLL 
4353 1004 TAD R 
4354   7010      RAR 
(Continued at   location  4355) 
Fig.   IV.4     Table SL.l       Simulator of low pass  filter 
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4355    7 113      CLL   RAR 
4356 7113 CLL RAR 
4357 7110 CLL RAR 
4360 7110 CLL RAR 
4361 7430 S?L 
4362 7001 IAC 
4 3 63 7041 CIA 
4364 3023 DCA ARSK 
4365 5456 JKP I E3 
43 6 6 0000 
4367 0000 
4372 0000 
(Continued at   location  4400) 
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44 00 7 0 10 RAR 
4401 7 04 1 C IP 
4422 7104 CLL RAL 
4403 3004 DCA r; 
4 4 04 7 100 CLL 
4405 1 004 TAD n 
4406 7010 RAR 
4407 7 110 CLL RAR 
4410 7100 CLL 
441 1 1 004 TAD R 
4412 701 0 RAR 
4413 7 1 00 CLL 
4414 1 004 TAD R 
44 15 7010 RAR 
44 16 7110 CLL RAR 
4417 7110 CLL RAR 
4420 7110 CLL RAR 
4421 7110 CLL. RAR 
4422 7110 CLL RAR 
4423 7 43 0 SZL 
4424 7001 IAC 
4425 7341 C IA 
4426 3024 DCA ERSK 
4427 7100 CLL 
4430 1 004 TAD T3 
4431 701 0 RAR 
4432 7110 CLL RAR 
4433 7100 CLL 
4434 1 004 TAD 
4435 701 0 RAR 
443 6 7100 CLL 
4437 1 004 TAD R 
4440 7010 RAR 
444 1 7100 CLL 
4442 1004 TAD R 
4443 7010 RAR 
4444 7100 CLL 
4445 1004 TAD R 
44 4 6 7010 RAR 
4447 71 10 CLL RAR 
4450 7110 CLL RAR 
4451 71 10 CLL RAR 
4452 7110 CLL RAR 
4453 7430 SZL 
4454 7001 IAC 
4455 3023 DCA ARSM 
4456 5456 JMP I E3 
4457 0000 
4 4 60 0000 
(Continued  at   location  4500) 
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4500 14 15 TAD I XI 5 
45 01 7 124 CLL RAL 
4522 7430 3ZL 
45 23 545 7 JKP I RN3 
4504 3004 DCA R 
4505 7100 CLL 
45 06 10 04 TAD R 
4507 7010 RAR 
4510 7112 CLL RAR 
45 11 7 100 CLL 
45 12 1004 TAD R 
45 13 7010 RAR 
4514 7100 CLL 
45 15 10 04 TAD R 
45 16 7010 RAR 
4 5 17 7 110 CLL RA R 
4520 7110 CLL RAR 
45 2 1 7110 CLL RAR 
4522 7430 SZL 
4523 7001 IAC 
4524 1024 TAD ERSK 
4525 3024 DCA ERSK 
4526 7100 CLL 
4527 1004 TAD R 
4530 7010 RAR 
4531 7110 CLL RAR 
45 3 2 7110 CLL RAR 
45 3 3 7100 CLL 
4534 1004 TAD R 
4535 7010 RAR 
4536 7100 CLL 
45 3 7 10 04 TAD R 
4540 70 10 RAR 
454 1 7 100 CLL 
4542 1004 TAD R 
4 543 70 10 RAR 
4 544 7110 CLL RAR 
4545 7100 CLL 
4 54 6 10 04 TAD R 
4547 70 10 RAR 
45 5 0 7110 CLL RAR 
4551 7430 SZL 
4552 7001 IAC 
4553 1023 TAD ARSK 
4554 3023 DCA ARSK 
4555 5460 Jl<P    I R2 
4556 0000 
4557 0000 
(Continued at location 4600) 
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4630 731 3 RAR 
4631 7341 CIA 
4632 7 1 04 CLL RAL 
4633 3334 DCA R 
4634 7 1 03 CLL 
4605 1 304 TAD R 
4636 7010 RAR 
4637 7110 CLL RAR 
461 0 7103 CLL 
461 1 1 004 TAD R 
4612 7010 RAR 
4613 7100 CLL 
4614 1 3 34 TAD R 
4615 7010 RAR 
461 6 7110 CLL RAR 
4617 7110 CLL RAR 
4620 7110 CLL RAR 
4 621 7433 SZL 
4622 7001 I AC 
4623 7341 C IA 
4624 1024 TAD ERSK 
4625 3024 DCA ERSM 
462t 71 00 CLL 
4627 1304 TAD 
4630 7010 RAR 
4631 7110 CLL RAR 
4 63 2 7113 CLL RAR 
4633 71 00 CLL 
4 63 4 1004 TAD R 
4 63 5 701 0 RAR 
4636 71 00 CLL 
4637 1 0 04 TAD R 
4 64 0 7010 RAR 
4641 7100 CLL 
4642 1004 TAD R 
4643 7010 RAR 
4644 7113 CLL RAR 
4 64 5 7103 CLL 
4 64 6 10 04 TAD R 
4647 7010 RAR 
4650 7110 CLL RAR 
4 65 1 7430 SZL 
"4 65 2 7001 IAC 
4653 7041 C IA 
4654 1 023 TAD ARSM 
4655 3023 DCA ARSK 
4656 5460 JMn I 52 
4657 0000 
4660 3300 
(Continued at location 4700) 
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4 7 0 0 1415 TAD I X15 
4701 7 104 CLL RAL 
4702 7430 SZL 
4703 5461 CV:P I RN2 
4704 3004 DCA R 
4705 7 100 CLL 
47 0 6 1 004 TAD D 
4707 701 0 RAR 
47 1 0 7100 CLL 
471 1 1 004 TAD R 
47 12 70 10 RAR 
4713 7100 CLL 
47 14 1 004 TAD R 
47 15 7 010 RAR 
471 6 7110 CLL RAR 
4717 7 110 CLL RAR 
4720 7100 CLL 
4721 1 004 TAD R 
4722 7010 RAR 
4723 7110 CLL. RAR 
4724 7110 CLL RAR 
4725 7430 SZL. 
4726 7001 IAC 
4727 1024 TAD E R S14 
4730 3024 DCA ERSM 
4731 7100 CLL 
4732 1004 TAD n 
4733 7010 RAR 
4734 7100 CLL 
4735 1 004 TAD R 
4736 7010 RAR 
4737 7100 CLL 
4740 1 004 TAD R 
4741 7010 RAR 
4742 7100 CLL 
4743 1004 TAD R 
4744 7010 RAR 
4745 7110 CLL RAR 
4746 7100 CLL 
4747 1004 TAD R 
4750 7010 RAR 
4751 7100 CLL 
4752 1004 TAD R 
4753 7010 RAR 
4754 7041 CIA 
4755 1023 TAD ARStf 
4756 3023 DCA ARSK 
4757 54 6 2 JKP I El 
4760 0000 
4761 0000 
(Continued at location 5000) 
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5000 701 0 RAR 
5001 7041 C IA 
5 0 0 2 7 104 CLL RAL 
5003 3004 DCA R 
5004 7100 CLL 
5005 1 004 TAD R 
5006 701 0 RPR 
5007 7100 CLL 
5010 1004 TAD p 
501 1 7010 RAR 
5012 7 100 CLL 
5013 1004 TAD R 
5014 7013 RAR 
5015 7110 CLL RAR 
5016 7110 CLL RAR 
5017 7100 CLL 
5020 1 004 TAD pt 
5021 701 0 RAR 
5022 7110 CLL RAR 
5023 7 110 CLL RAR 
5024 7430 SZL 
5 025 7001 IAC 
5026 7041 C IA 
5027 1024 TAD ERSM 
5030 3024 DC A ERSK 
5031 7100 CLL 
5032 1 004 TAD P 
5033 7010 RAR 
5034 7100 CLL 
5 03 5 1 004 TAD R 
5036 701 0 RAR 
5037 7100 CLL 
5040 1004 TAD R 
504 1 7010 RAR 
5042 7100 CLL 
5043 1004 TAD R 
5044 701 0 RAR 
5045 7110 CLL RAR 
5 04 6 7100 CLL 
5047 1 004 TAD R 
5050 7010 RAR 
5051 7100 CLL 
5052 1 004 TAD R 
5 05 3 7010 RAR 
5054 1023 TAD ARSK 
5055 3223 DCA ARSH 
5056 5 4 62 JVP I El 
5057 0000 
5060 0000 
(Continued at location 5100) 
7i 
5 1 02 1415 TAD I XI 5 
5 121 7 1 04 CLL RAL 
5 102 7432 SZL 
5 123 5463 JV.P I RN1 
5 1 04 3004 DCA R 
5 12 5 7100 CLL 
51 26 1 004 TAD n 
5 1 07 701 0 RAR 
5110 7110 CLL RAR 
5 111 7100 CLL 
5 112 1004 TAD n 
5 113 701 0 RAR 
5 114 7 100 CLL 
5115 1 004 TAD R 
5 116 7010 RAR 
5117 7110 CLL RAR 
5 120 7110 CLL RAR 
5121 71 10 CLL RAR 
5122 7430 SZL 
5 123 7001 IAC 
5124 1 024 TAD ERSK 
5125 3024 DCA BRSM 
5 126 7100 CLL 
5 127 1 204 TAD R 
5130 7010 RAR 
5 131 7100 CLL 
5132 1004 TAD R 
5 133 7010 RAR 
5134 7100 CLL 
5 135 1004 TAD R 
5136 701 0 RAR 
5 137 7100 CLL 
5142 1004 TAD o 
5141 7010 RAR 
5142 7100 CLL 
5143 1004 TAD R 
5144 7010 RAR 
5145 7100 CLL 
.5146 1004 TAD R 
5 147 701 0 RAR 
5150 1023 TAD ARSK 
5151 3023 DCA ARSK 
5 152 5467 JMP I INS 
5 153 0000 
5154 0000 
(Continued at location 5200) 
79 
c
 2 0 0 701 0 RAH. 
5201 7041 C IA 
5202 7 104 CLL RAL 
5 2 03 3004 DCA R 
5204 7100 CLL 
5205 1 004 TAD R 
5206 7010 RAR 
5207 7110 CLL RAR 
5210 7 100 CLL 
521 1 1 004 TAD R 
52 12 7010 RAR 
5213 7100 CLL 
5214 1004 TAD n 
5215 701 0 RAR 
52 16 7110 CLL RAR 
5217 7110 CLL RAR 
5220 7110 CLL RAR 
5221 7430 SZ.L 
5222 7001 IAC 
5223 7 04 1 CIA 
5 2 24 1024 TAD ERSK 
5225 3024 DCA ERSM 
5226 7100 CLL 
5227 1 004 TAD R 
5230 701 0 RAH 
5231 7100 CLL 
5232 1 004 TAD R 
5233 701 0 RAR 
5234 7 100 CLL 
5235 1 004 TAD R 
5236 701 0 RAR 
5237 7100 CLL 
5240 1004 TAD R 
5241 701 0 RAR 
5242 7100 CLL 
5 24 3 1 004 TAD R 
5244 701 0 RAR 
5245 7100 CLL 
5246 1 004 TAD R 
5247 7010 RAR 
5250 7041 CIA 
525 1 1023 TAD ARSM 
5252 3023 DCA ARSM 
5 25 3 5467 JVP I IK'S 
5254 0000 
5255 0000 
(Continued at location 5300) 
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5300 2002 ISZ INPR 
5301 1 402 TAD I INFR 
5302 7450 SNA 
5303 5301 JMP . -2 
5304 7104 CLL RAL 
5305 7020 CML 
5306 701 0 RAC 
5 3 07 1023 TAD ARSK 
53 10 3053 DCA c m 
531 1 3402 DCA I IN°R 
5312 5464 JVP I B0 
5313 0000 
5314 0000 
5315 1415 TAD I X15 
53 16 7 104 CLL RAL 
53 17 7430 SZL 
5320 5 465 JV:P I RN0 
5321 3004 DCA R 
5322 7 100 CLL 
5323 1 004 TAD R 
5324 7010 RAR 
5325 7110 CLL RAR 
53 2 6 7100 CLL 
5327 1004 TAD R 
5330 701 0 RAR 
5331 7100 CLL 
5332 1004 TAD R 
5333 7010 RAR 
5334 7110 CLL RAR 
5335 7110 CLL RAR 
5 33 6 7110 CLL RAR 
5337 7110 CLL RAR 
5340 7110 CLL RAR 
5341 7430 SZL 
5342 7001 IAC 
5343 1024 TAD ERSM 
5344 7 104 CLL RAL 
5345 7020 era 
5346 7010 RAR 
5347 3414 DCA I X14 
5350 5466 JV:P I S H I FT 
535 1 0000 
5352 0000 
(Continued at location 5400) 
5 4 0 0 701 0 RAR 
540 1 7041 CIA 
5402 7 1 04 CLL RAL 
5403 3 0 04 DCA R 
5404 7 1 00 CLL 
5405 1 004 TAD R 
5406 7010 RAR 
5407 7110 CLL RAR 
5410 7100 CLL 
541 1 1 004 TAD r; 
541 2 7010 RAR 
5413 71 00 CLL 
5414 1 024 TAD R 
54 15 7010 RAR 
54 le 7110 CLL RAR 
5417 7110 CLL RAR 
5420 7110 CLL RA1! 
5421 7 110 CLL RAR 
54 22 7110 CLL RAR 
5423 7 43 0 SZL 
5424 7001 IAC 
5425 7 04 1 CIA 
5426 1024 TAD ER5K 
5427 7 104 CLL RAL 
5430 7020 CKL 
5431 7010 RAR 
5432 3414 DCA I X14 
5433 5 4 6 6 <JVP I SHIFT 
5434 0000 
5435 0000 
5450 1050 TAD R3 
5451 3047 DCA R4 
5452 1051 TAD R2 
5453 3 05 0 DCA R3 
5454 1052 TAD Rl 
5455 3 05 1 DCA R2 
5456 1053 TAD R0 
5 45 7 3 05 2 DCA Rl 
5460 2427 ISZ I INFGLC 
5461 5426 JKF I ENTER 
5462 5425 JMP I WA IT 





Fig. IV.5  Display of the processed signal on the 
screen of the storage scope F=50Hz 
y. 
n 
Fig. IV.6  Display of the processed signal 
F=125Hz : cut off frequency 
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Fig.   IV.7     Plot  of  the  digital   low  pass   filter 
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2.  EXAMPLE 2 




Hf7l =  0.098 - 0.195 Z"2 + 0.098 Z"4 
1-C1.219 Z_1 - 1.333 Z"2 + 0.6667 Z"3 - 0.333 Z~4) 
which has an upper and lower cut-off frequency. 
Fu = 250 Hz 
F  = 125 Hz. 
A Fortran IV Program was used to calculate the filter coefficients 
i    12 
and to plot |H(*)|   vs. frequency.  The filter characteristics 
are shown in Fig. IV.8 (See appendix C). 
The procedure for the primary program is the same as in 
example 1, and is illustrated in Figures IV.9, IV.10, IV.11, IV.12, 




















[;£nOG 10,300 ZfJ.nOG "33.230 
Frequency (Hz) 
Fig. IV.8  Plot of the digital band-pass filter 
-13:0 30X10 
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NUMBER CF REGISTER : 4 
NUMBER OF COEFFICIENT El : 5 
NUMBER CF COEFFICIENT AI : 4 
NUMMBER OF INTEGER BINARY DIGIT 









Al =1 .215 
FILTER IS READY 





























1101001 000000110010 B4 
1101010 111101010110 A4 
1101011 000000000000 B3 
1101100 000101010101 A3 
1101101 111110011100 E2 
1101110 110101010110 A2 
1101111 000000000000 Bl 
1110000 001001110000 Al 
1110001 4500000110010 E0 
(b) 
Fig. IV.10  (a)  Coefficients are stored as ordered 
(b)  Coefficients are interleaved 
LOCA- CON- 
TION TENT MNEMONIC 
4301 7300 CLA CLL 
4302 3021 DCA ERSM 
4303 3020 DC A ARSM 
4304 1 001 TAD RRFF 
4305 3015 DCA XI 5 
4306 1415 TAD I X15 
4307 7104 CLL RAL 
4310 7430 SZL 
431 1 5460 JMP I RN4 
43 12 3004 DCA R 
4313 7100 CLL 
4314 1004 TAD R 
4315 701 0 RAR 
4316 7110 CLL RAR 
4317 7110 CLL RAR 
4320 7100 CLL 
4321 1004 TAD R 
4322 7010 RAR 
4323 7100 CLL 
4324 1004 TAD R 
4325 7010 RAR 
43 2 6 71 10 CLL RAR 
4327 71 10 CLL RAR 
4330 71 10 CLL RAR 
4331 71 10 CLL RAR 
4332 7430 SZL 
4333 7001 IAC 
4334 3 021 DCA BRSK 
4335 7100 CLL 
4336 1004 TAD R 
4337 7010 RAR 
4340 71 10 CLL RAR 
4341 7100 CLL 
4342 1004 TAD R 
4343 7010 RAR 
4344 7110 CLL RAR 
4345 7100 CLL 
434 6 1 004 TAD R 
4347 7010 RAR 
4350 7110 CLL RAR 
435 1 7100 CLL 
4352 1004 TAD R 
4353 7010 RAR 
LOCA- CON- 
TION TENT MNEMONIC 
4354 71 1 0 CLL RAR 
4355 71 1 0 CLL RAR 
4356 7430 SZL 
4357 7001 IAC 
4360 7041 C IA 
4361 3020 DCA ARSN 
4362 5461 JKP I B3 
4363 0000 
43 64 0000 
(Continued at location 4400) 
Fig.   IV.11     Table  SL2:   Simulator of the band-pass   filter 
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4400 7010 RAR 
4401 7041 CIA 
4402 7104 CLL RAL 
4403 3004 DCA R 
4404 7100 CLL 
4405 1004 TAD R 
4406 7010 RAR 
4407 7110 CLL RAR 
4410 7110 CLL RAR 
4411 7100 CLL 
4412 1004 TAD R 
4413 7010 RAR 
4414 7100 CLL 
4415 1004 TAD R 
4416 7010 RAR 
4417 7110 CLL RAR 
4420 7110 CLL RAR 
4421 7110 CLL RAR 
4422 7 110 CLL RAR 
4423 7430 SZL 
4424 7001 IAC 
4425 7041 CIA 
4426 3021 DCA ERSM 
4427 7100 CLL 
4430 1004 TAD R 
4431 7010 RAR 
4432 7110 CLL RAR 
4433 7100 CLL 
4434 1004 TAD R 
4435 7010 RAR 
443 6 7110 CLL RAR 
4437 7100 CLL 
4440 1004 TAD R 
4441 7010 RAR 
4442 7110 CLL RAR 
4443 7100 CLL 
4444 1004 TAD R 
4445 7010 RAR 
4446 7110 CLL RAR 
4447 7110 CLL RAR 
4450 7430 SZL 
4451 7001 IAC 
4452 3020 DCA ARSM 
4453 5461 JMP I B3 
4454 0000 
4455 0000 
(Continued at location 4500) 
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4500    1415      TAD    I    X15 
4501 7 104 CLL RAL 
4502 7430 SZL 
4503 5462 JMP i RN; 
4504 3004 DCA R 
4505 7100 CLL 
4506 1004 TAD R 
4507 7010 RAH 
45 10 71 10 CLL RAR 
45 1 1 7100 CLL 
4512 1004 TAD R 
4513 7010 RAH 
4514 71 10 CLL RAR 
45 15 7100 CLL 
45 16 1004 TAD R 
45 17 7010 RAR 
4520 71 10 CLL RAR 
4521 7100 CLL 
4522 1004 TAD R 
4523 7010 RAR 
4524 71 10 CLL RAR 
4525 7100 CLL 
4526 1004 TAD R 
4527 7010 RAR 
4530 71 10 CLL RAR 
4531 7430 SZL 
4532 7001 IAC 
4533 1020 TAD ARSM 
4534 3020 DCA ARSM 
4535 5463 JMP I B2 
4536 0000 
4537 0000 
(Continued at   location  4600) 
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4600   7010      RAR 
4601 7 041 CIA 
4602 7104 CLL RAL 
4603 3004 DCA R 
4604 7100 CLL 
4605 1004 TAD R 
4606 7010 RAR 
4607 7110 CLL RAR 
4610 7100 CLL 
461 1 1004 TAD R 
4612 7010 RAR 
4613 71 10 CLL RAR 
4614 7100 CLL 
4615 1004 TAD R 
461 6 7010 RAR 
4617 71 10 CLL RAR 
4620 7100 CLL 
4621 1004 TAD R 
4622 7010 RAR 
4623 71 10 CLL RAR 
4624 7100 CLL 
4625 1004 TAD R 
4 62 6 7010 RAR 
4627 7110 CLL RAR 
4 63 0 7430 3ZL 
4631 7001 IAC 
4632 7041 CIA 
4633 1020 TAD ARSM 
4634 3020 DCA ARSM 
4 635 5463 JMP I   82 
4636 0000 
4637 0000 
(Continued at  location  4700) 
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4700    1415      TAD    I    X15 
4701 7104 OLL HAL 
4702 7430 SZL 
4703 5464 JMP I RN2 
4704 3004 UCA R 
4705 7100 ULL 
470 6 1004 TAD R 
4707 7010 RAR 
4710 7110 CLL RAR 
47 1 1 7110 ULL RAR 
4712 7100 CLL 
4713 1004 TAD R 
4714 7010 RAH 
4715 7100 oLL 
47 16 1004 TAD R 
4717 7010 RAR 
4720 71 10 CLL RAR 
4721 71 10 CLL RAR 
4722 71 10 CLL RAR 
4723 7430 SZL 
4724 7001 IAC 
4725 7041 CIA 
4726 1021 TAD BRSM 
4727 3021 DCA BRSK 
4730 7100 CLL 
4731 1004 TAD R 
4732 7010 RAR 
4733 7110 CLL RAR 
4734 7100 CLL 
4735 1004 TAD R 
4736 7010 RAR 
4737 71 10 CLL RAR 
4740 7100 CLL 
4741 1004 TAD R 
4742 7010 RAR 
4743 71 10 CLL RAR 
4744 7100 CLL 
4745 1004 TAD R 
4746 7010 RAR 
4747 71 10 CLL RAR 
4750 7100 CLL 
475 1 1004 TAD R 
4752 7010 RAR 
4753 7041 CIA 
4754 1020 TAD ARSM 
4755 3020 DCA ARSM 
4756 5465 JMP I Bl 
4757 0000 
4760 0000 
(Continued at   location  5000) 
5000 7010 RAR 
5001 7041 C IA 
5002 7104 CLL RAL 
5003 3004 DCA R 
5004 7100 CLL. 
5005 1004 TAD R 
5006 7010 RAR 
5007 7110 CLL RAR 
5010 71 10 CLL RAR 
501 1 7100 CLL 
5012 1004 TAD R 
5013 7010 RAR 
5014 7100 CLL 
5015 1004 TAD R 
5016 7010 RAR 
5017 71 10 CLL RAR 
5020 71 10 CLL RAR 
5021 71 10 CLL RAR 
5022 7430 SZL 
5023 7001 IAC 
5024 1021 TAD BRSM 
5025 3 021 DCA BRSM 
5026 7100 CLL 
5027 1004 TAD R 
5030 7010 RAR 
5031 7110 CLL RAR 
5032 7100 CLL 
5033 1004 TAD R 
5034 7010 RAR 
5035 71 10 CLL RAR 
5036 7100 CLL. 
5037 1004 TAD R 
5040 7010 RAR 
5041 71 10 CLL RAR 
5042 7100 CLL 
5043 1004 TAD R 
5 044 7010 RAR 
5045 7110 CLL RAR 
5046 7100 CLL 
5047 1004 TAD R 
5050 7010 RAR 
5 05 1 1020 TAD ARSM 
5052 3020 DCA ARSM 
5053 5465 JMP I El 
5054 0000 
5055 0000 
(Continued at location .' 5100) 
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5100 1415 TAD I X15 
5101 7104 CLL RAL 
5 102 7430 SZL 
5 103 5466 JMP I RN1 
5 104 3004 DCA R 
5105 7100 CLL 
5 106 1004 TAD R 
5 107 7010 RAR 
5110 7100 CLL 
5111 1004 TAD R 
5112 7010 RAR 
51 13 71 00 CLL 
51 14 1004 TAD R 
51 15 7010 RAR 
5116 71 10 CLL RAR 
51 17 71 10 CLL RAR 
5120 7100 CLL 
5121 1004 TAD R 
5122 7010 RAR 
5 123 1020 TAD ARSM 
5 124 3 020 DCA ARSM 
5 125 5472 JMP I INS 
5126 0000 
5127 0000 
(Continued at location 5200) 
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5200   7010      RAR 
5201 7041 CIA 
5202 7 104 CLL RAL 
5203 3004 DCA R 
5204 7100 CLL 
5205 1004 TAD R 
5206 701 0 RAR 
5207 7100 CLL 
5210 1004 TAD R 
521 1 7010 RAR 
5212 7100 CLL 
5213 1004 TAD R 
5214 7010 RAR 
5215 71 10 CLL RAR 
5216 71 10 CLL RAR 
5217 7100 CLL 
5220 1004 TAD R 
5221 7010 RAR 
5222 7041 CIA 
5223 1020 TAD ARSM 
5224 3020 DCA ARSM 
5225 5472 JMP I INS 
5226 0000 
5227 0000 
(Continued at  location  5300) 
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5300 2002 ISZ INPR 
5301 1402 TAD I INPR 
5302 7450 SNA 
5303 5301 JMP .-2 
5304 7 104 CLL RAL 
5305 7020 CML 
5306 7010 RAR 
5307 1020 TAD ARSM 
5310 3053 DCA R0 
53 11 3402 DCA I INPR 
5312 5467 JMP I B0 
5313 0000 
53-14 0000 
5315 1415 TAD I X15 
5316 7104 CLL RAL 
53 17 7430 SZL 
5320 5470 JMP I RN0 
5321 3004 DCA R 
5322 7100 CLL 
5323 1004 TAD R 
5324 7010 RAR 
5325 7110 CLL RAR 
532 6 7110 CLL RAR 
5327 7100 CLL 
5330 1004 TAD R 
5331 7010 RAR 
5332 7 100 CLL 
5333 1004 TAD R 
5334 7010 RAR 
5335 7110 CLL RAR 
5336 7110 CLL RAR 
5 337 7110 CLL RAR 
5340 7110 CLL RAR 
5341 7430 SZL 
5342 7001 IAC 
5343 1021 TAD BRSM 
5344 7104 CLL. RAL 
5345 7020 CML 
5346 7010 RAR 
5347 3414 DCA I X14 
5350 5471 JMP I SHIFT 
5351 0000 
5352 0000 
(Continued at location 5400) 
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5400 7010 RAH 
5401 7041 CIA 
5402 7104 CLL RAL 
5403 3004 DCA R 
5404 7100 CLL 
5405 1004 TAD R 
5406 7010 RAH 
5407 71 10 CLL RAR 
5410 71 10 CLL RAR 
541 1 7100 CLL 
5412 1004 TAD R 
5413 7010 RAR 
5414 7100 CLL 
5415 1004 TAD R 
541 6 7010 RAR 
5417 71 10 CLL RAR 
5420 71 10 CLL RAR 
5421 71 10 CLL RAR 
5422 71 10 CLL RAR 
5423 74 3 0 SZL 
5424 7001 IAC 
5425 7 041 CIA 
5426 1021 TAD BRSM 
5427 7104 CLL RAL 
5430 7020 CML 
5431 7010 RAR 
5 43 2 3414 DCA I X14 
5433 5471 JMP I SHIFT 
5434 0000 
5435 0000 
(Continued at  location  5450) 
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5450 1050 TAD R3 
5451 3047 DCA R4 
5452 105 1 TAD R2 
5453 3050 DCA R3 
5454 1052 TAD Rl 
5455 305 1 DCA R2 
5456 1 053 TAD R0 
5457 3052 DCA Rl 
5460 2424 ISZ I INFGLG 
5461 5423 JKP I ENTFR 
5462 5422 HKP I WAIT 
5463 0000 
5 4 64 0000 
(End  of simulator) 
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—* *— 
*1   "2 h 
F = 125 
Fig. IV.12  Display of processed signal f = 125 Hz 
n 
F = 185 
Fig. IV.13  Display of the processed signal mid band 
f = 185 Hz 
n 
-* • « « * -# •— 
h H h 
Fig. IV.14  Display of the processed signal 
£ = 250 Hz 
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V  CONCLUSION 
This thesis presents an approach to realise real-time digital 
filters using a PdP-8/L minicomputer.  Because the instruction set 
of the PDP-8/L is limited, and the execution time is slow, from 
1.6 usec. to 4.8 ysec. , the approach followed was to produce a 
program which generated each simulator based upon the parameters 
of the digital filter so that the simulator would execute as fast 
as possible. 
Moreover, the interface for PDP-8/L was designed using single 
cycle data break.  In it can be used not only for digital filter 
but also to store a block of input samples for a Fast Fourier 
Transform analysis of data.  The program required to perform the 
Fast Fourier Transform was not developed during this work. 
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APPENDIX  A 
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LOW PASS FILTER CALCULATIONS 
Fig. B.l  Four pole Butterworth filter 
The four poles of the Butterworth filter are: 
1 = wafcos 8~~ + J sln g~ ) 
2 = Wa fcOS 8~ " 3   Sin 8~ -1 
r       ,   7TT 7TT . 
3 = Wa ^C0S 8~ + 3 sm g- ) 
S. = w  (cos 4   a ^ 
7TT j sin -=- ) 
The transfer function is 
w 
H(s) = (s-s1)(s-s2)(s-s3)(s-s4) 
Equation (B.l) can be rewritten as: 
4 
w 
H(s) =  a 
(B.l) 
s4-(s1+s2+s3+s4)s3 + (s1s2+s3s4+(s1+s2)(s3+s4))s2 
(B.2) 
((s1+s2)s3s4 + (s3+s4)Sls2)s + Sls2s3s4 
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Let: 
ci - -(ww 
C2 -  S1S2+ S3S4 + CS1+S2)(S3+S4) 
c3 = -((s1+s2)s3s4 + CS3+s4)Sls2) 
C4 -  S1S2S3S4 • 
Then, equation (B.2) becomes: 
4 
w 
H(s) = — 1—  (B.3) 
s + c s + c_s + c s + c 
The bilinear transformation from the s plane to the Z-plane 
Z-l (see reference (1)) is accomplished by substituting j—r-  for s in 
equation (B.3).  This gives 
4 
w 
H(Z) = — -^ .       (B.4) 




ci^ +C2^zTf^ +C3(zTT^ +c 4 
where:  w = tan(-n-fcT) 
a 
fc = cut off frequency 
T = sampling period 
Equation (B.4) is rewritten to give 
4     4       3       2 
w   (Z +4Z  +6Z  +4Z+1) 
H(Z)   = a 
Z4(l+C1+C2+C3+C4)   +   Z3(-4-2C1 + 2C3+4C4)   +   Z2 (6-2C2+6C4) 
+   Z(-4+2Cr2C3+4C4)   +   (1-C1+C2-C3+C4) (B.5) 
Let   K =   l+C-.+Cn+C^+CA>   then 1     2     3     4 
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H(Z) 
-1               -2              -3 -4 Bn  +   B.Z       +   B.Z       +   B_Z       +   B.Z 0 1 2 3 4 
1-CA.Z"1   +  A0Z~2+  A„Z~°  +  A.Z-4) 1 2 j 4 
CB.6) 
where   the  following  simplifications  have been made 
B0  = Wa/K 
Bl = 4Bo 
B2 = 6B0 
B3  =  4B0 
A;L   =   -C-4-2C1 + 2C3+4C4)/K 
A2  =  -(6-2C     +   6C4)/K 
A. (-4+2C1-2C7+4C,)/K 
A4   =  -(1-C1+C2-C3+C4)/K 
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APPENDIX C 
BAND PASS FILTER CALCULATIONS 
A 4 pole Butterworth band pass filter can be derived from a 
2 pole low pass filter. 
Fig. C.l  Two pole Butterworth filter 
The transfer function is 
H(s) = 1 
2,s    /2   ./2ws    Jl        ./I, 
Wa(— + 2  '  J 2)(w +  2 + J 2} 
a a 
(Cl) 
Ignoring the coefficient —    we have: 
w 
H(s) 




This is the transfer function of a 2 pole low pass filter. 
The transformation from the s-plane to the Z-plane (see 
2 
reference (1)) is made by substituting for s,  ^  , in 
Z2-l 
equation (C.2), which gives: 
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H(Z)   = ^j- = l- ■  (C.3) 






  72 ,  ^ + T (  72 .  } a    Z -1     w    Z -1 
a 
where w = tanTiT(fu-fl) 
a       v 
fl = the lower cut off frequency 
fu = the upper cut off frequency 
cos7rT(fu+fl) 
a
       cosTrT(fu-fl) 
Rewritten equation (C.3) yields 
2    2-4 
w (1-2Z  + Z  ) 
H(Z) = -   a 
or 
1/2    2     -1     1/2 -2     2   2 (1+2 ' w +w ) + Z  (-2.2 ' w a-4a) + Z z(2-2w +4a ) 
a a a   J a   ' 
+ Z"3(2.21/2w a-4a) + Z_4(l-21/2w2+w2) 
^      a v      a a 
(C4) 
B  +   B  Z_1+B  Z"2+B Z"3+B  Z"4 
H(Z)=-^ i-, l— *-= 1^- (C.5) 
1-CA1Z"   +A2Z     +A3Z~   +A  Z *) 
where the filter coefficients are: 
K  =  1+2       w +w 
a     a 
BQ  =  w2/K 
B     =  0 A,   =  -(-2.21/2w a-4a)/K 1 la7 
B2  =   -2BQ A2  -  -(2-2wa+4a2)/K 
B    =  0 A    =  -(2.21/2w     -4a)/K 
B4=   BQ A4   =  -(1-21/V  +  w2)/K 
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